

High confidence RTL power estimation with Machine learning

Ajay Singh Bist, Mahesh Gupta Vutukuri, Srinivas Rao Jammula
Intel Bangalore



Motivation

- Major energy efficient implementation choices are made during RTL development stage.
- Accurate RTL power estimation w.r.t layout based power estimation is absolutely critical for high energy efficiency
- Three major components of power – sequential, logic and clock
 - Clock power – not a significant portion in our IP of consideration
 - Sequential power – Improved correlation easily by Multi bit tuning etc.
 - Logic power – Very challenging to correlate, **0.3x to 3x** miscorrelation seen
- We explored Machine Learning (ML) Tree based algorithms and saw significant opportunity to improve the miscorrelation
- This will help us make correct implementation choices at RTL stage, to make our designs highly power optimized.

Component	Miscorrelation	Comments
Sequential	±10%	Matching mbit % with layout helped in correlation
Combo	-70% to +200%	Combo power is ~70% in compute intensive block. Since Spread is on both side and distributed so constant scalar can't be used
clock	40% - 80%	Power contribution is small in our design.


RTL Power Estimation & limitations

RTL Power Estimation Flow


Elaborate : RTL is read and compile it into internal format.

Power Calculation: Elaborated designs is synthesized to gate level netlist. Cell sizes, Clock tree structure and net capacitances are inferred from models generated from representative design. Activity is annotated on the sequential from activity file and propagated to fanout logic.

Power Reports: Power reports are generated for different design components at all design hierarchies.



Combo Power Miscorrelation




RTL Power Limitation – Miscorrelation Sources

- Different synthesis engine – logic implementation is different in RTL power estimation tool compared to standard physical implementation tool
- RTL power estimation tool does not use floorplan information
- The physical models (cell selection, clock tree and capacitance) used in the power calculation are lumped models

- ~13% samples have (Layout / RTL) combo power ratio less than 0.8
- ~40% samples have (Layout / RTL) combo power ratio higher than 1.2
- RTL power is smaller than Layout power for most of the samples
- Spread is on both sides. Can result in wrong assessment of RTL based power features.

Proposed Solution



ML Model Training and Testing

Data preparation for training

ML model input (x) : total 19 features


- total_combo_power
- components like full_adder, mult, decoder, mux – as a % of total_combo_power

ML model learnt output (y) : $\frac{(combo\ Power_{Layout\ based})}{(combo\ Power_{RTL\ based})}$, ranging from 0.2 ->3

- Data generation for training**: need minimum of ~100x observations for each input feature to train ML
- Multiple directed power tests
 - multiple time windows – with varying levels of activity residencies
 - Split the available data to train and test data sets


ML Model Training & Cross Validation

- Non Parametric Tree based Ensemble class of regression algorithms* like Random Forest, (X/L)Gradient Boosting
- Grid search based group kfold Cross Validation for hyper parameter tuning
 - (n_estimators, max_tree_depth, max_features.. etc)
 - Best Model of CV is evaluated based on performance metrics (for ex: MAE)
- Eventual Model Selection – Gradient Boosting Regression with tuned hyper parameters
- Train GBR Model with full training data set



INFERENCE RESULTS

- 93% samples within ±20% error with ML compared to only 47% in default flow
- 75% samples with ±10% error with ML compared to only 24% in default flow
- Significant improvement in miscorrelation
HUGE WIN !!!
- Enabled in Default Power estimation flow



Summary and Next steps

Summary

- Delivering energy efficient hardware accelerator is of paramount importance
- Our design power optimization starts from RTL explorations continuing all the way to Netlist, layout, post Silicon optimizations
- Major power opportunity exists in making correct RTL implementation choices, unfortunately huge miscorrelation existed to layout based power
- We leveraged Machine Learning algorithms to improve miscorrelation significantly, enabling energy efficient RTL design

Next steps

- Extend the study to correlate power from logic synthesis to layout for retimed designs
- Address miscorrelation issues on IPs where clock power is of significance